

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	LICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/655,390 09/04/2003		09/04/2003	Gene W. Chen	5500-97900	6653	
35690	7590	09/21/2005		EXAMINER		
MEYERTO	ONS, HO	OD, KIVLIN, KO	LIN, SUN J			
P.O. BOX 398 AUSTIN, TX 78767-0398				ART UNIT	PAPER NUMBER	
, .				2825		

DATE MAILED: 09/21/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<u>.</u>		Application No. Applicant(s)							
Office Action Summary		10/655,3	90	CHEN ET AL.	(R)				
		Examine		Art Unit					
		Sun J. Lir	1	2825					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply									
THE External France Fra	ORTENED STATUTORY PERIOD FOR REMAILING DATE OF THIS COMMUNICATIOnsions of time may be available under the provisions of 37 CF SIX (6) MONTHS from the mailing date of this communication experiod for reply specified above is less than thirty (30) days, a period for reply is specified above, the maximum statutory per to reply within the set or extended period for reply will, by streply received by the Office later than three months after the med patent term adjustment. See 37 CFR 1.704(b).	ON. R 1.136(a). In no ev n. a reply within the stateriod will apply and w tatute, cause the app	ent, however, may a reply be tir utory minimum of thirty (30) day ill expire SIX (6) MONTHS from lication to become ABANDONE	mely filed ys will be considered time the mailing date of this ED (35 U.S.C. § 133).					
Status									
1)⊠	Responsive to communication(s) filed on 0	04 September 2	<u>2003</u> .						
·	. —	This action is r							
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Dispositi	on of Claims								
5)□ 6)⊠ 7)□ 8)□	Claim(s) 1-21 is/are pending in the applicant 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) 1-21 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction are	drawn from co							
Applicati	on Papers								
9)	The specification is objected to by the Exan	niner.							
10)⊠	\boxtimes The drawing(s) filed on <u>09/04/2003</u> is/are: a) \boxtimes accepted or b) \square objected to by the Examiner.								
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11)	The oath or declaration is objected to by the	•	•	•	` '				
Priority u	ınder 35 U.S.C. § 119								
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.									
Attachmen	' '								
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	`	4) Interview Summary Paper No(s)/Mail Di						
3) 🔯 Inforr	e of Draftsperson's Patent Drawing Review (P10-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB r No(s)/Mail Date <u>05/24/04</u> .		5) Notice of Informal F 6) Other:		[*] O-152)				

Art Unit: 2825

DETAILED ACTION

Page 2

1. This office action is in response to application 10/655,390 filed on 09/04/2003. Claims 1 – 21 remain pending in the application.

Claim Objections

2. Claims listed below are objected to because of the following informalities:

Claim 1, line 5, before "base-level" insert —plurality of—.

Claim 2, line 4, before "energy" delete —an—.

Claim 8, line 5, before "base-level" insert —plurality of—.

Claim 9, line 5, before "energy" delete —an—.

Claim 15, line 6, before "base-level" insert —plurality of—.

Claim 16, line 5, before "energy" delete —an—.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- (1). Determining the scope and contents of the prior art.
- (2). Ascertaining the differences between the prior art and the claims at issue.
- (3). Resolving the level of ordinary skill in the pertinent art.
- (4). Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 4. Claims 1 3, 5 7, 8 10, 12 14, 15 17 and 19 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over IEEE paper entitled " *Evaluation of Architectural-level Power Estimation for CMOS RISC Processors*" authored by <u>Sato et</u>

Art Unit: 2825

<u>al.</u> in view of IEEE paper entitled "Analytical Energy dissipation Models for Low power Caches" authored by <u>Kamble et al.</u>

- 5. As to Claim 1, <u>Sato et al.</u> disclose the following subject matter:
 - Architectural power estimation for CMOS RISC processors, ESP (Early design Stage Power and performance simulator – [title; abstract]; Notice that (1) power dissipation of a CMOS RISC processor is a energy event (2) <u>power estimation</u> is performed based on a <u>power model</u>
 - Base-level power estimation for each of <u>basic components</u>, namely <u>control</u>, <u>datapath and cache</u>, of a CMOS RISC processor – [ESP and VeriPower]; Notice that a base-level power model is generated to estimate power consumption of each (basic) component of the CMOS RISC processor.

et al. Sato et al. disclose using ESP to estimate power consumption of each active component at each clock cycle – [ESP and VeriPower]. They do not explicitly disclose relationship between a power model and an energy model associated with a basic component of the CMOS RISC processor. Kamble et al. teach using energy (dissipation) models for analyzing power consumption in design of low power caches – [title, abstract, pp143]. Kamble et al. teach using a power estimation model to instantiates a set of base-level energy models for constituent components (e.g., bit lines, word lines, output lines, address input lines etc.) of a cache in order to accurately estimate total energy/power consumption of an energy event in design a low power cache. Notice that the teachings of Kamble et al. can be in modeling and analyzing power/energy of caches in different hierarchy.

Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have applied the teachings of <u>Kamble et al.</u> in using a power estimation model to hierarchically instantiates a set of base-level energy models for constituent components (e.g., bit lines, word lines, output lines, address input lines etc.) of a cache in order to accurately estimate total energy/power consumption of an energy event in design a low power cache included in a CMOS RISC processor.

Art Unit: 2825

It is well known in the art that mapping each energy event to a set of power models is to estimate power consumption in order to design a device having low energy consumption.

For reference purposes, the explanations given above in response to Claim 1 are called [Response A] hereinafter.

- 6. As to Claims 8 and 15, reasons are included in [Response A] given above.
- 7. As to Claims 2, 9 and 16, reasons regarding hierarchically evaluating and estimating energy are included in [Response A] given above. <u>Kamble et al.</u> teach accumulating energy (consumption) in a power estimate corresponding to a cache in a energy event associated with CMOS RISC processor [Equation 9; Response A].
- 8. As to Claims 3, 5, 10, 12, 17 and 19, <u>Kamble et al.</u> show and teach the subject matter in Section 2 [Equations 1 9; pp. 143 145].
- 9. As to Claims 6, 13 and 20, <u>Sato et al.</u> show in Fig. 3 and teach that energy of a datapath is estimated and scaled based on <u>input vectors</u> (i.e., <u>input data pattern</u>) to each component. Notice that the <u>input vectors</u> (<u>input data pattern</u>) are <u>data value</u> parameters.
- 10. As to Claims 7, 14 and 21, <u>base-level energy models</u> are energy models of a set of functional building blocks, they can be stored in a library for use in future retrieval or upgrades/modifications.
- 11. Claims 4, 11 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over IEEE paper entitled "Evaluation of Architectural-level Power Estimation for CMOS RISC Processors" authored by <u>Sato et al.</u> and IEEE paper entitled "Analytical Energy dissipation Models for Low power Caches" authored by <u>Kamble et al.</u> in view of IEEE paper entitled "Impact of Technology Scaling in the Clock System Power" authored by <u>Duarte et al.</u>

Art Unit: 2825

12. As to Claim 4, <u>Sato et al.</u> and <u>Kamble et al.</u> teach all subject matter recited in Claim 3, they do not teach using an <u>aspect ratio parameter</u> for scaling an energy estimate for energy modeling of a basic function component. But <u>Duarte et al.</u> teach utilization of scaling parameters in predicting clock power consumption in various architecture and physical sizes due to different technologies – [Section 3].

Notice that the aspect ratio parameter is included in the energy (estimation) model in order to scale energy estimate thereby accurately predict energy consumption of a basic component manufactured in different technologies.

Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have applied the teachings of <u>Duarte et al.</u> in including aspect ratio parameter in the energy (estimation) model in order to scale energy estimate thereby accurately predict energy consumption of a basic component manufactured in different technologies.

For reference purposes, the explanations given above in response to Claim 4 are called [Response B] hereinafter.

13. As to Claims 11 and 18, reasons are included in [Response B] given above.

Conclusion

14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sun J Lin whose telephone number is (571) 272 - 1899. The examiner can normally be reached on Monday-Friday 9:30AM - 6:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S Smith can be reached on (571) 272 - 1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2825

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Page 6

Sun James Lin Patent Examiner Art Unit 2825 September 17, 2005